

Fig. 1




Fig. 2

4: CHECK SHEET

CIRCUIT FEATURE					INSPECTION ITEM AND RESULT						
TECHNOLOGY	CONDITION	MODEL NAME	PACKAGE	THE NUMBER OF PINS	SCAN	BOUN DARY SCAN	RAM	NET LIST CHECK	PATTERN CHECK	SCAN CHECK	TIMING CHECK
CMOSSHD	cmos_3. 3V	65956E00	TBG	420	USED	NOT- USED	NOT- USED	ERROR 0	ERROR 2	NOT- EXECUTED	ERROR 0

F i g . 3

6: INSPECTION ITEM DATABASE

CIRCUIT FEATURE	INSPECTION ITEM				
	NET LIST CHECK	PATTERN CHECK	SCAN CHECK	BOUNDARY SCAN CHECK	TIMING CHECK
BASIC CONFIGURATION	EXECUTED	EXECUTED			EXECUTED
USAGE OF THE SCAN	EXECUTED	EXECUTED	EXECUTED		EXECUTED
USAGE OF THE BOUNDARY SCAN	EXECUTED	EXECUTED		EXECUTED	EXECUTED
USAGE OF THE RAM	EXECUTED	EXECUTED			EXECUTED
TEST BUS CONFIGURATION	EXECUTED	EXECUTED			EXECUTED
...

Fig. 5




Fig. 6




Fig. 7




Fig. 8

LAYOUT DESIGNER

CIRCUIT DESIGNER

S30

E
CHECK SHEET AND
DESIGN DATA ARE SENT

F




Fig. 9

LAYOUT DESIGNER




Fig. 10




Fig. 11




Fig. 12





Fig. 13

CIRCUIT DESIGNER

LAYOUT DESIGNER






Fig. 14